Traditionally, a transport protocol corrects errors in a computer communication network using a simple ARQ protocol. With the arrival of broadband networks, forward error correction is desirable as a complement to ARQ. This paper describes a simplified Reed-Solomon erasure correction coder architecture, adapted for congestion loss in a broadband network. Simulations predict it can both encode and decode at rates up to 1 gigabit per second in a custom 1 micron CMOS VLSI chip.
INTRODUCTION
As part of a research effort to find a transport protocol (TP) suitable for broadband networks, this paper discusses the use of Forward Error Correction @EC) for error control. While other TRs use Automatic Repeat ReQuest (ARQ) exclusively [01,02], our TP, known as TP++, is considering using FEC to complement ARQ. Section 2 introduces the different types of error control, while section 3 describes the nature of the errors on a broadband network. Section 4 shows that recent improvements in technology, increased processing and communication speeds 1031, make FEC a useful complement to ARQ, provided that the FEC code has the properties described in sections 5 and 6.
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To copy otherwise, or to republish, requires a fee and/or specific permission. @ 1990 ACM 089791-405-8/90/0009/0297...$1.50 the Reed-Solomon erasure (RSE) code, with a simplified decoding scheme that only allows error detection and correction of erasures. Section 8 illustrates encoding and decoding using a small example, while section 9 compares the RSE characteristics with those described in section 6. Section 10 shows how the RSE can be used inside a TR to achieve some of the application requirements described in section 4. Section 11 describes another possible application of the RSE. Finally, section 12 compares the RSE with a similar scheme proposed for distributed data storage.
ERROR CONTROL IN A TRANSPORT PROTOCOL
The TP transfers information end-to-end over a wide variety of channels, matching the applications requirements to the network capabilities [Ol,OZ] . This paper investigates one important aspect of the TP, the problem of error control, in the context of a future broadband network.
When the communication network provides an unacceptable error rate, the TR must detect and recover from corrupted, lost, out-of-sequence or duplicated information. Ideally, the TP provides a channel with acceptable reliability, without violating the application's requirements for throughput, delay or cost. There are three basic techniques to improve a channel's reliability: FEC, ARQ and Hybrid.
Forward-Error-Correction (FEC) transmits enough extra parity bits to enable the receiver to correct the maximum expected amount of corrupted data, without any further retransmission, using an error correction code 1051. FEC must be used when the return channel is unavailable or too slow, such as in deep space or satellite communication [06- 081. It is also often desirable for reliable multicast or where there is a high bandwidth-delay product such as in a transcontinental broadband network [09] .
Automatic-Repeat-reQuest (ARQ) transmits only enough parity bits to enable the receiver to detect an error using an error detection code [043; corrupted data must always be retransmitted, since there is not enough information to correct the detected errors. The number of retransmissions depends on the channel error distribution, so there is no guarantee of maximum delay in ARQ.
In a hybrid scheme the receiver uses the parity bits for error detection and error correction. The receiver corrects a certain number of errors using an error correction code (like FIX); but when there are too many errors the receiver uses the error detection code to request retransmission (like ARQ). A variation on the hybrid schemes [lo-131 is code combining [ 141. Here, the original message is generated just like in a pure ARQ scheme, with only enough extra parity bits transmitted to allow the receiver to perform error detection; when a retransmission is requested, however, the transmitter sends parities from an FEC code instead of repeating the message. Alternatively, if FEC is too complex, the same data is repeated several times (repetitive coding) [15] . This paper uses another variation on the hybrid coding scheme, where the same parity bits can be used for error correction or error detection.
ERRORS IN A BROADBAND NETWORK
Errors in a broadband network are expected to be very different from those in current telephone networks. Figure 1 shows a model of the data flow in a broadband network. The
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MWUk Multiplexing kq Application passes blocks of data (ABs) down 110 the TP engine; the TP engine translates these ABs into ECl3s (which is the smallest unit of retransmission), suited to the requirements of the application and the error characteristics of the network; finally, the Network Engine translates the ECBs into the basic multiplexing blocks of the: network (cells in ATM terminology [16] ). The cells are passed through a series of switches, until they reach the receiver, where they undergo a reverse transformation back up to ABs.
A single figure for the error characteristic (loss probability, p) is not sufficient for either current or future networks. For example, if we said, 'p is 10S6," this gives no indication of whether the errors occur mainly in short bursts, whether we know the error locations (erasures), or what percentage is caused by the network totally failing (outage). Influences on the error characteristic include:
1 .The random bit error rate of the media, 2.The burst error distribution of the media, 3.The switch's buffer overflow statistics, 4.The switch's failure rate, S.The links use of ARQ or FEC.
The link error characteristics are strongly influenced by impulse noise (e.g. lightning near copper telephone cable or remote electronics), where errors occur in bursts at random times and of random duration. Consequently, any reliability scheme must be designed to cope efficiently with these bursty errors and must be sufficiently adaptable to cope with the changes in error probability. For example, on one day the bursts might average to a bit error rate of 10m9, whereas on another day they may average out to 10S6.
A new type of error in broadband packet networks is congestion erasures. When a cell is routed through a busy switch, there is a chance of congestion resulting in the switch's buffer overflowing. If the switch cannot reroute or buffer the cell is lost. It is possible to engineer the switches to approximate zero loss [17] , but this might add unnecessary cost (or reduced total throughput and increase delay) to the network.
Loss caused by congestion in the switches (erasures) and impulse noise (errors) need to be dealt with differently. Impulse noise is of short duration and should have no lasting effect on the error rate. Congestion, on the other hand, often lasts for a significant interval -during which time the source should 'throttle' back or the congestion will just get worse.
The receiver is able to differentiate between the two types of errors based on the cells it receives. For example, receiving a cell in error is a sign of impulse noise; however, when several successive cells are missing (or overdue), this indicates congestion. In the latter case the overall throughput would be improved if the transmitter could be told to be quiet for a time, whereas, in the former case, telling the transmitter to be quiet would increase latency unnecessarily. Two significant changes will occur when broadband fiber packet networks replace existing copper circuit switched networks. First, because of the use of fiber, there is a large reduction in link errors. Second, in packet switched networks (such as that proposed for ATM networks [16] ), congestion errors, that result in the complete loss (erasure) of a cells, are the dominant source of errors. It is known that a burst erasure code corrects more bit losses than the equivalently redundant random error code; particularly if the erasures are limited to fixed (cell) boundaries. For FEC therefore, a lost cell is better than a badly corrupted cell.
High performance, low latency burst erasure correction codes are computationally demanding. For example, the Reed-Solomon (RS) cyclic word error correction code has only recently been implemented on a single VLSI chip that can run up to 100 megabits per second [06-081. Section 6 describes a simplified RS based encoder/decoder that can operate at speeds up to 1 gigabit per second in current technology (10 times faster than a full RS implementation).
As the bandwidth increases and the physical delay remains constant (approximately half the speed of light), the amount of data in transit on a communication link (bandwidth-delay product) increases [09] . For a 5000 kilometer transcontinental link running at 1 gigabit per second, there is up to 4 megabytes of data in the link.
Though FEC requires hardware to run at even moderate bandwidth, the hardware required for ARQ to send traffic at high speed grows more rapidly. To match the increased communication bandwidth, ARQ must not only go at a faster data rate; but, the ARQ must manage larger tables of retransmission timers (assuming block size is chosen for efficiency -based on the applications requirements and network conditions) [19] . Unlike ARQ, FEC always makes a best attempt at decoding (unless it is combined with an ARQ in a hybrid scheme), which eliminates the need to store and manage the transmitted data. Consequently, FEC is becoming more efficient relative to ARQ.
Some real-time applications such as video transmission require a guaranteed maximum end-to-end delay, typically the response time of a human -5Oms to 5OOms. For a 5000 kilometer transcontinental link, with a one way communication delay of approximately 25ms to 5Oms, this rules out simple ARQ as an error control scheme. Even if the acceptable delay is above one retransmission time (approximately 75ms to 15Oms), a limit is placed on the number of retransmissions.
Without some inherent redundancy or highly reliable links, adding redundancy is the only error control scheme that can meet some applications requirements for delay. For bandwidth efficiency, FEC is preferred over simple replication.
If implemented in hardware, FEC encoding and decoding delays can be kept small compared to the communication time; therefore, provided the FEC block size is not significantly bigger than the ARQ block size, FEC has a maximum latency of only a one way communication. If the maximum acceptable delay is above one retransmission time, a hybrid approach is preferred -with FEC reducing the likelihood of retransmission.
MULTICASTING
Multicasting is attractive on networks that provides broadcast support. Today this has been limited to local area networks with little need for error control; however, there is great promise in wide area networks, with switches adapted for broadcast support [20] , which need error control. Using ARQ for the error control in the latter case significantly degrades performance [22, 23] .
Even with advanced hardware implementation, ARQ has fundamental problems for broadcast support as the multicast group size increases. First, the transmitter complexity is proportional to the number of receivers. Even if only NAKs are used, the transmitter waits for a NAK from every receiver before deleting an ECB [21] . Second, the latency may become large, even for low error rates, because the number of retransmission is proportional to the group size. Finally, the throughput is significantly reduced if the transmitter becomes busy sending retransmissions or the state vector buffers fill up.
To overcome network degradation in the worst case, endto-end ARQ must be replaced by an alternative error control scheme. EEC is the best solution for broadband communication: its open loop control is inherently suited to support large multicasting groups.
REQUIREMENTS FOR A BROADBAND FEC CODE
The design of error correction codes is still something of an art. Since a code must be chosen based on the requirements of the particular application, this section describes some of the characteristics of an FEC operating predominately, though not exclusively, over a high speed (one gigabit per second) packet switched (with significant congestion loss) fiber optic network (with few errors).
A 'block code' divides a message into coding blocks, where each block containing both information and parities. The parities allow the receiver to decode the information content of a block correctly, provided enough of the block got through uncorrupted.
A 'convolutional code', encodes and decodes continuously. At the encoder the constraint length determines how many bits of past information are used to determine the parities; at the decoder the constraint length determines when to decide about the decoded information. For our purposes the 'convolutional code' constraint length will be treated identically with the block length.
For coding efficiency it is better to have larger blocks (or constraint lengths), because more protection can be provided for the same redundancy -particularly for bursts of errors. Also, larger blocks tend to flatten out random fluctuations in the channel noise, allowing less redundancy to be used. The drawback of larger blocks is increased decoding latency. The receiver must wait for all the block (or the constraint length of the decoder) before the decoded information can be generated. Applications have different requirements for latency and bandwidth efficiency. Therefore, variable block size is desirable. Also, if latency it is not a problem, it would be more efficient to be able to use very large blocks.
Redundancy is the ratio of parities to information. Increasing the redundancy of a FEC code increases the reliability; so more error patterns are corrected and detected. In a hybrid error control scheme the increased redundancy can be used to reduce the worst case latency (provided the FEC blocking latency is small). The cost of increased redundancy is reduced throughput and increased processing overhead (see for example the RSE code described in this paper). Networks have short and long term fluctuations in the error rate. Therefore, variable block size and redundancy is desirable.
With binary data, the decoder usually receives the demodulator's best decision of whether a '1' o:r '0' was transmitted based on a single threshold. It is possible, however, to use more than one threshold, giving the decoder some confidence value of the bit received; the decoder then has more knowledge of where the errors are likely to be and decodes accordingly. This soft-decision decoding gives up to 3dB reduction in the error rate [09] .
Full minimum distance soft-decision decoding greatly increases the processing overhead. A popular simplification of this is null-zone or erasure detection, where an input is labeled either as a 1 a 0 or an X (don't know). If all hard decisions (1 or 0) are decoded correctly, leaving X's as the only unknowns, an erasure code can decode double the number of errors as an error correcting code: that is, for the same redundancy, two threshold levels (certainly 0, certainly 1, or not sure) allow roughly twice as many erasures as a single threshold level (probably 1 or probably 0).
In coding theory context an error is defined as a corrupted bit (or symbol) with an unknown value in an unknown location: whereas an erasure is a corrupted bit (or symbol) with an unknown value in a known location. If the decoder is able to take advantage of erasure information, replacing an error with an erasure will approximately double the error correcting power of the code [05] . Our model of a network is a very well behaved erasure channel. Not only are congestion errors reported as erasures; but erasures are multiples of the cell size and occur only at cell boundaries (not in a random place in the stream).
Most of the coding schemes that exist today are designed to detect and/or correct random errors in a bit stream that exist in unknown locations. There is a well known class of channels, however, where errors occur in bursts. Also, for broadband switches, we showed that these errors will occur over fixed multiples of the cell size. For a given overall error probability these burst channels can be protected more efficiently (with reduced redundancy) using a burst error correction code [05] , particularly if the length and position of the errors is predictable. 
REED-SOLOMON ERASURE CORRECTING CODE
The Burst Erasure correcting Code described in this section is based on the well known Reed-Solomon burst error correcting code (RSC). The major difference is that it can only correct erasures. This Reed-Solomon burst Erasure correcting code (RSE) produces identical codewords, with the same parameters. Encoding in the RSE can be performed using the same polynomial division circuit [06] employed by the RSC. However, to reduce the overall complexity, the RSE uses a different implementation which allows it to use the same hardware for encoding and decoding. The RSE decoding algorithm is simplified because it only deals with erasures. A full RSC can correct both errors and erasures using a different, more complex algorithm.
Consider a codeword C which is made up of n m-bit numbers: c = CC"-1, c,-2, . . . 9 co) This can be represented mathematically by a polynomial of degree n, with the coefficients (symbols) being elements in the field GF(2m).
C(x) = cn-lxn-l + c,-2x*-2 + **. + c+ If we wish to transmit k information symbols &mbits) and transmit h redundant symbols (h.m bits), then the total number of symbols sent must be: n=h+k 4) For a valid codeword [05] : n < 2m. . ..(2) Just like the RSC, the RSE can correct up to e erasures and detect d additional errors provided: h I d+e . ..(3) A code word C(x) is constructed to be a polynomial of degree n which can be divided by a generator polynomial g(x) of degree h. Using the RSC construction rules:
g(x) = (x-a')(x-a2)...(x-ah) . ..(4) where the d' are one of the 2m elements of GF(2m).
The information I is made up of k m-bit numbers:
I= &Jr ik-2, . . . , i0) This can be represented by a polynomial of degree k:
I(x) = ik-rxk-' + ik-2xk-2 + . . . + io If the least signitlcant k symbols of the codeword are set equal to the k information symbols, then:
c(x) = cnmlxnel + c,2xn-2 + . . . + ckxk + ik-txk-' + . . . + io (We could equally put the information in the most significant k symbols, like the RSC, without any change in the structure of the codewords -although the former simplifies the RSE encoder.) The remaining h symbols c,-~, cnm2, . . . ck (the parities of the codeword) are chosen to ensure g(x) divides C(x). From equation 4 we know that:
C(x) = 0 for x=a', x=a2, . . . , x=ah. Therefore, in order to ensure g(x) divides C(x), the following h equations must hold true: 0 = cnmlal(n-l) ) . . . + ckalk + ik.ral(k-l) . . . + ioa'(') . .. Solving simultaneous equations requires more hardware than the divider employed by the RSC encoder [06] ; but, the hardware for solving simultaneous equations is required for decoding erasures. Therefore, to reduce the overall implementation complexity a separate encoder is not employed. Using the same hardware for both the encoder and decoder also has the advantage of exactly matching the encoding and decoding speed.
If the codeword is transmitted and (up to) h of the symbols are lost, it is possible to fill in missing symbols if we know their locations. If the unknowns are represented by variables, then (up to) h simultaneous equations can be constructed and solved, just as when encoding. Thus, the encoding and decoding algorithms are identical, except decoding has unknowns in different positions. Therefore, provided there are fewer than h erasures we can completely reconstruct the information symbols. If fewer than h symbols are lost, the remaining redundant symbols are used to detect up to h-e additional errors, where e is the number of erasures. 8mRSEEXAMPLE Let h=3, k=4, n=7 and m=3 (which obey equations 1 and 2) and call this a RSE(7,3). This is a 7 symbol block code, with 3 bits per symbol. It can correct up to 3 missing symbols per block and carry four symbols of user information. The information occupies the right 4 symbols and the parities the left 3 symbols. Define the field elements using a3=a+l as the basis [05] . A field element (symbol) can be represented using either its binary representation or by the powers of a primitive element (a). Thus the eight elements are: a'= 001 al= 010 a2= 100 a3= 011 a4= 110 a'= 111 a6= 101 a7=OO0 Using the 'powers representation' (where d' is represented by the power, j), addition and multiplication in the field are defined by tables 1 and 2, respectively. (Note that the zero element, 7, is not a power of the primitive element, but it is treated as if it were.) 0173615420  1137402651  2  64751302  3  10576243  4152167034  5  46320715  6  25043176  7101234567   TABLE 1 ADDITION TABLE   .I01234567  __________________--_________________  0  01234567  1  12345607  2123456017  3  34560127  45601237  :I56012347  6  60123457  7  77777777   TABLE 2 MULTlPLICATION TABLE   The transmitter transmits The three unknown symbols are found by apply:ing matrix manipulation techniques to the following matrix: [ 6 5 4 (2+0+7+1) ] 1 5 3 1 (5+2+7+1) 1 14 1 5 (1+4+7+1) ] The unique solution for these 3 simultaneous equations is: t=l, s=6 and r=7. So the codeword is: C = (1,6,7,6,5,7,1) The receiver can correct up to 3 erasures in any of the 7 symbols. Let there be 3 erasures (represented by 'f') : C* = (1,6,7,f,5,f,f The three unknown symbols can be found by applying matrix manipulation techniques to the following matrix.
+I01234567 -------_-----------------------------
[
The unique solution is: w=6, v=7 and u-l. So the rebuilt codeword is: C = L6,7,6,5,7,1) exactly as sent.
(There is a pedagogica bonus to using simultaneous equations to solve the RS code for erasures. Non-coding experts are better able to understand the idea of using three simultaneous equation to find three unknowns as an explanation of how the RS code works, rather than trying to explain the mathematics behind it.) 9. RSE CHARACTERISTICS Using the desired characteristics from section 6, this section compares the RSE with other codes.
a BURST CORRECTION
The RSE has the same burst error characteristics as the RSC. However, because it only tries to correct erasures, it is able to correct up to the number of redundant symbols sent (h) -which is twice that of the equivalent error correcting RSC. In the example, it could correct up to 9 bits in error (out of 21 bits sent) if they occurred in only three words, However, 4 erasures in 4 different symbols would be uncorrectable, without additional information.
b ERASURE CORRECTION
The RSE can correct only erasuresand detect errors. If all h symbols are used for erasure correction, there are no additional symbols to detect any additional symbol errors. If a word is received in error. erasure correction multiplies the error. Alternatively, applying an inner error detection code to the symbols allows errored symbols to be marked as missing and corrected.
ADAPTABILITY
If m is picked sufficiently large, so n<2m; then, h and n can be varied almost arbitrarily. Increasing the block size 303 requires no extra FEC hardware in the encoder or decoder (which contrasts with the RSC); however, h increases the hardware quadratically,
The small number of errors expected on future fiber networks, makes it desirable for the code to operate efficiently with very low redundancy. The RSE hardware complexity is independent of the block size (n); so it is well suited to good channels. e) LOW LATENCY For the RSE the decoding can begin as soon as k good symbols of the block are received. There is no interleaving. By keeping n small, the impact of block coding on latency can be kept down to acceptable levels.
f) HIGH THROUGHPUT
The RSE is capable of throughput over 1 gigabit per second in 1 micron CMOS.
g) LOW COMPLEXITY
The RSE is implemented using a regular, low complexity systolic chip architecture which has only 3 different cells. This can be contrasted with the RSC, which requires a much larger number of basic cells. A good application of the RSE hardware is in a broadband network to protect information from erasures caused by congestion overflow in the switches and hosts, and detect errors caused by noise. For simplicity this section describes EEC in isolation, although FEC and ARQ are expected to be used in conjunction. Information cells are transmitted immediately, since codewords always contain the information symbols in clear form. In order to generate the redundant 'parity cells', the transmitter simultaneously loads the information sequentially, one cell at a time, into the coder's input buffer. This memory is organized as n words, with c.m bits per word, so one cell occupies one word of memory. Every word also has associated with it a one bit erasure flag. All flags are initially set high and are reset if a word is loaded. Words that are not loaded therefore appear as an erasure to the RSE array.
Once all k information cells are loaded into the RSE input buffer, the RSE array finds the h parities. First, the leftmost column, consisting of the firstm bits of each cell, and loaded, one symbol at a time, into the RSE array. Each input also contains the erasure bit for that symbol, so the input is a total of m+l bits.
The RSE hardware has a three stage pipeline. After n clock cycles the RSE array finishes its initial processing and passes the data down to the second stage of the pipeline; the RSE array is now ready to begin on the next column of the memory. The second stage of the pipeline operates in parallel with the first stage, generating the data for the final stage of the pipeline in h+l clock cycles. The final stage of the pipeline, which solves the simultaneous equations generated by the first two stages, takes a further h+l cycles to generate the first parity symbols. Figure 2 shows the output of the RSE array loaded, one symbol at a time, into the RSE output buffer. After filling all h words (cells) of the output buffer, the h parity cells can be multiplexed onto the output line (the first word can be read out as soon as the first word is complete). The total latency between the last information cell and the first parity cell is the 'block latency', d, where d = n.c + 2.(h +l).
If the RSE is kept full, it outputs one symbol per clock cycle. If latency is a problem, then the block size (n), or the ratio between the cell size and the symbol size (c), must be kept small.
The decoder is a replication of the encoder, except that the input might contain missing or out of sequence cells. Therefore, the loading of the RSE buffer must bc based on the sequence number of the incoming cell. (If the underlying cell does not provide the sequence number, as in ATM, then it must be added in the adaptation layer.) Provided k of the n symbols arrive, the RSE array can calculate all the missing symbols.
There are three important points about the RSE architecture, which will be described in greater detail in a RSE hardware description paper currently being prepared. First, it can operate on more than one stream simultaneously requiring only m.h symbols of storage per stream #(instead of the m.n symbols per stream required with conventional FEC engines). Second, if more than k symbols arrive, the additional symbols may be used for error detection. The additional d symbols are marked as missing and. decoding allowed to proceed as if h symbols are missing; if the regeneration of the d masked symbols disagree with the received symbols all n cells are marked as erroneous. Third, the RSE can also be used to improve latency by applying it just to the ECB headers. This increases the probability of the receiver getting the header, allowing it to send back a NAK if the data was corrupted.
11. CODE COMBINING When using ARQ with FEC, it is possible to retransmit using code combining [14] . If insufficient redundancy was used the first time the message was sent, more information is needed if an error free message is required. Assuming a return channel exists, a request for retransmission (ARQ) can be made. However, retransmitting the whole block is often undesirable. If only a small amount of additional information is required it is wasteful of bandwidth. If much information is required there is a high probability of requiring more than one extra retransmission, wasting both bandwidth and time, The receiver can request the specific missing segments, i.e. selective retransmission, but this increases the complexity of the ARQ.
A simpler variation of the ARQ is for the rece:iver to ask for a specific extra number of parities, without specifying the missing symbols (maybe with a few extra for redundancy). To do this the code must be able to generate exb'a parities. Ideally, the combination of these additional (g) symbols with the original codeword (n,h) is equivalent to a new codeword (n+g, h+g). It is possible to do this code combining with other codes, however, it is particularly simple for the adaptable RSE. The transmitter re-encodes the k information symbols originally sent, but now generates h+g parities; then instead of transmitting the new block of n+g symbols, the transmitter just sends the extra g new parities.
RELATED WORK
The RSE is similar to a scheme recently proposed by Rabin [23] for increasing reliability in a distributed data storage system. Rabin proposes a novel way to protect data stored in a distributed network of computers using a burst erasure code. The code Rabin chooses is also based on solving a set of simultaneous equations, however, the code described has three drawbacks compared to the RSE: it does not keep the information in clear form, it is difficult to build and is slower.
The RSE code stores/transmits the original data in clear form, whereas the Rabin scheme does not. Consequently, the RSE greatly simplifies decoding when the extra redundancy is not required. Also, the part of the code in clear form can be transmitted immediately, without waiting for the block encoding operation.
The second RSE advantage is the use of Reed-Solomon codewords. This results in a very simple algorithm to pick a good set of equations which are always invertible. Finding a good set of equations will take much longer using the nonprobabilistic technique described by Rabin. This simple construction rule allows the RSE to be much more adaptable and easier to implement in hardware.
The third RSE advantage is that decoding is much faster. To decode in the Rabin scheme a matrix inverse must first be calculated, only then can the decoding begin; consequently, the implementation proposed by Rabin is only efficient if the erasures are in fixed locations.
13. CONCLUSION This paper shows that for some applications existing transport protocol, such as TCP and TP4, cannot provide adequate service on a broadband network unless there is an option for FEC. The main complexity of implementing a suitable FEC lies in the decoder. A full Reed-Solomon decoder is complex. There are less complex hardware implementations, such as the Fire codes or interleaved convolutional codes [05] , but they require either long latency or have modest burst correction capability. This paper describes a modified Reed-Solomon code, the RSE, based on solving simultaneous equations. With h redundant symbols per block, the RSE can fill in up to h missing symbols, or replace e missing symbols and detect d errored symbols: where e+d=h.
Currently, for single chip implementation, the code is limited to correcting approximately 16 missing symbols per block at 400 megahertz with 8 bits per symbol or 4 missing symbols per block at 1 gigabit per second with 32 bits per symbol. The main restriction of the RSE is its inability to correct errors, unless it is told where they are, and the hardware limitation on the number of redundant symbols. Within these hardware limitations the parameters of the code can be varied arbitrarily (provided n < 2m).
